TMC2225 DATASHEET (Rev. 1.15 / 2023-FEB-16)
19
5 Register Map
UART
This chapter gives an overview of the complete register set. Some of the registers bundling a number
of single bits are detailed in extra tables. The functional practical application of the settings is detailed
in dedicated chapters.
Note
- Reset default: All registers become reset to 0 upon power up, unless otherwise noted.
- Add 0x80 to the address Addr for write accesses!
NOTATION OF HEXADECIMAL AND BINARY NUMBERS
0x
%
precedes a hexadecimal number, e.g. 0x04
precedes a multi-bit binary number, e.g. %100
NOTATION OF R/W FIELD
R
W
R/W
R+C
Read only
Write only
Read- and writable register
Clear upon read
OVERVIEW REGISTER MAPPING
REGISTER
General Configuration Registers
Velocity Dependent Driver Feature Control Register
Set
Chopper Register Set
DESCRIPTION
These registers contain
- global configuration
- global status flags
- OTP read access and programming
- interface configuration
This register set offers registers for
- driver current control, stand still reduction
- setting thresholds for different chopper modes
- internal pulse generator control
This register set offers registers for
- optimization of StealthChop2 and SpreadCycle
and read out of internal values
- passive braking and freewheeling options
- driver diagnostics
- driver enable / disable
www.trinamic.com
    "